sd:zero_page_technology
Differences
This shows you the differences between two versions of the page.
| Next revision | Previous revision | ||
| sd:zero_page_technology [2026/03/07 04:18] – created appledog | sd:zero_page_technology [2026/03/07 04:24] (current) – appledog | ||
|---|---|---|---|
| Line 22: | Line 22: | ||
| ----- | ----- | ||
| - | | + | <WRAP prewrap>< |
| + | RESEARCH NOTES: DR. ISSAC A. KORR | ||
| - | | + | SUBJECT: SAMPLE SD-0064 |
| - | + | ||
| - | The Sample appears to resonate somewhere near 1mhz — although some instructions take 2 or even 3 cycles to operate | + | |
| - | Relics of what appears to be an ancient memory-pointer design still present in the architecture, | + | |
| - | New registers and instructions within tolerance levels — work inter-changeably with the old ones. | + | |
| - | Processor SDC 8510 stable, phase variance within liminal threshold. | + | |
| + | * The Sample appears to resonate somewhere near 1mhz — although some instructions take 2 or even 3 cycles to operate | ||
| + | * Relics of what appears to be an ancient memory-pointer design still present in the architecture, | ||
| + | * New registers and instructions within tolerance levels — work inter-changeably with the old ones. | ||
| + | * Processor SDC 8510 stable, phase variance within liminal threshold. | ||
| + | </ | ||
sd/zero_page_technology.1772857115.txt.gz · Last modified: by appledog
