sd:zero_page_technology
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| sd:zero_page_technology [2026/03/07 04:20] – appledog | sd:zero_page_technology [2026/03/07 04:24] (current) – appledog | ||
|---|---|---|---|
| Line 22: | Line 22: | ||
| ----- | ----- | ||
| - | <blockquote> | + | <WRAP prewrap>< |
| - | RESEARCH NOTES: DR. ISSAC A. KORR | + | RESEARCH NOTES: DR. ISSAC A. KORR |
| - | | + | SUBJECT: SAMPLE SD-0064 |
| - | | + | * The Sample appears to resonate somewhere near 1mhz — although some instructions take 2 or even 3 cycles to operate |
| - | Relics of what appears to be an ancient memory-pointer design still present in the architecture, | + | * Relics of what appears to be an ancient memory-pointer design still present in the architecture, |
| - | New registers and instructions within tolerance levels — work inter-changeably with the old ones. | + | * New registers and instructions within tolerance levels — work inter-changeably with the old ones. |
| - | Processor SDC 8510 stable, phase variance within liminal threshold. | + | * Processor SDC 8510 stable, phase variance within liminal threshold. |
| - | </blockquote> | + | </code></ |
sd/zero_page_technology.1772857250.txt.gz · Last modified: by appledog