

Notes to Self from June

LLVM is split into a large target-independent middle and a small target-specific back end.

Middle:

- IR optimization,
- SelectionDAG legalization,
- register allocation,
- the MC layer

This doesn't make sense right now, and I don't think it ever will. But read it again and continue.

A full path a C program travels:

- C source
- clang (front end) (C → LLVM IR, applies type model & ABI)
- LLVM IR
- SelectionDAG (IR turned into a per-block dataflow graph)
- legalization (ISelLowering) (illegal ops rewritten into legal ones)
- instruction selection (ISelDAGToDAG) (DAG nodes to machine instructions)
- register allocation (virtual regs → physical regs using the reg file)
- frame lowering (prologue/epilogue, frame indices, SP+offset)
- MC layer (AsmPrinter) (prints... asm...)
- SD-8516 assembler (text to bytes)
- SD-8516 (runs code)

1. The back end (llc target).

Everything from SelectionDAG down to text asm. This is the bulk of the work and can be exercised on hand-written IR long before clang exists. It means you can write an .ll test and use ;CHECK to see if it produces the right assembly. Building a series of tests.

2. The front end (clang TargetInfo).

Teaches the C compiler your type sizes and ABI so it emits IR that your back end already handles. Small, but it has to agree with the back end exactly.

—

Conventions that had to line up on both sides: @label for address references, # for decimal, \$ for hex, .equ / .bytes / .asciz / .zero / .long data directives, and ; as the comment character.

—

2. The back end, layer by layer

Files live in `llvm/lib/Target/SD8516/`. The `.td` files are TableGen: a declarative DSL that is compiled at build time into C++ tables (register info, instruction info, the bulk of the instruction-selection matcher). TableGen resolves names strictly top to bottom, so a def must appear before anything that references it.

2.1 Target registration & the TargetMachine

`SD8516TargetMachine.cpp,h` is the top-level object for the target. It wires together the subtarget, the pass pipeline, and the relocation model, and it is what `RegisterTarget` exposes so that `llc -mtriple=sd8516` and clang can find the back end. Use the static model to suppress `label$local`.

2.2 The datalayout (and where it actually lives)

The `datalayout` string describes endianness, pointer width/alignment, integer alignments, and native integer widths; the `e-p:32:8-i16:8-i32:8-i64:8-n16` crap from before.

e-p:32:8-i16:8-i32:8-i64:8-n16 means little-endian; 32-bit pointers, byte-aligned; i16/i32/i64 all byte-aligned; native width 16. It drives struct layout and `alloca` alignment.

If you omit a type from the string, LLVM uses a built-in default that may not be correct.

- Before, i64 was absent, so it defaulted to 4-byte alignment (an x86-32 legacy), which later collided with the front end.

2.3 Registers

in `SD8516RegisterInfo.td`

Defines the physical registers in register classes. On SD8516 the 32-bit pairs are built from 16-bit halves (`AB = A:B`, and so on), which is the source of the recurring “clobbergoblin” hazard: writing a half silently disturbs the pair, and vice versa.

2.4 Instruction formats and instructions

in `InstrFormats.td` and `InstrInfo.td`

`InstrFormats.td` holds base classes describing the “shape” of instructions. I don't know what that means. Put `let Defs = [SR];` on the flag-writing format classes (ex. `LD` affects `Z` and `N` but `MOV` was changed not to touch `Z` or `N`).

`InstrInfo.td` is the actual instruction list. Each instruction names its operands, its assembly form `AsmPrinter`, and usually a selection pattern (DAG written in `TableGen`) that says “when you see this shape of computation, use me.” Also used for pseudo-instructions `SELECT_CC` or `LEA_FI` that aren't real opcodes but get expanded later by `C++`.

2.5 Calling conventions

`SD8516CallingConv.td`

A declarative table mapping argument and return values to registers and stack slots, by type. Ours assigns i16 to single registers (`A`, `B`, `X`, `Y`), i32 (pointers) to the pairs (`AB`, `CD`, `XY`, `IJ`), overflow to the

stack, and returns i16 in A / i32 in AB.

2.6 Operation legalization & lowering

`SD8516ISelLowering.cpp`

The brain. This is `TargetLowering`, and it's where most of the real decisions live. Its constructor declares, per IR operation and type, one of:

- **Legal** the machine does this directly.
- **Expand** LLVM should rewrite it into smaller legal operations (ex lower i64 into pairs of i16)
- **Custom** call your C++ to rewrite it (`SELECT_CC`, `BR_CC`, `varargs`, and signed divide).
- **LibCall** a call to a runtime helper (simulating a fpu, wide divides/multiplies, routing to `__addsf3`, `__divsi3`, etc).

This is what implements the ABI: `LowerFormalArguments`, `LowerCall`, `LowerReturn` consume `CallingConv.td` tables to move values into the right registers and stack slots, and `LowerOperation` holds the custom rewrites.

2.7 Instruction selection

`SD8516ISelDAGToDAG.cpp`

After legalization leaves a DAG made only of legal operations. Instruction selection walks that DAG and replaces each target-independent node with one of the actual machine instructions. The patterns from `InstrInfo.td` are compiled by TableGen into an automatic matcher.

The `.cpp` exists for the parts TableGen can't express as a declaration, ex. addressing-mode selection. For that we have a hand-written routine (a `ComplexPattern`, e.g. a `SelectAddr`) to decide how to fold a base register, an index, and a displacement into a memory operands. Its entry point is `Select()`, with optional pre/post-processing hooks. Mental model: `ISelLowering` decides what legal operations exist.

`ISelDAGToDAG` decides which machine instruction implements each one.

Glue

`InstrInfo.cpp`, `RegisterInfo.cpp`, `FrameLowering.cpp`

These implement hooks the generic code calls during and after selection:

- **SD8516InstrInfo.cpp** (`TargetInstrInfo`): `copyPhysReg` (how to emit a register copy ex. `MOV`), spill/reload helpers, branch analysis
- **SD8516FrameLowering.cpp** (`TargetFrameLowering`): `emitPrologue/emitEpilogue` handles `SUB SP, #n` and `ADD SP, #n` and any frame-pointer.

2.9 Emitting text

MCAsmInfo the instruction printer

The MC layer turns selected, register-allocated instructions into sda assembly. MCAsmInfo describes the dialect (comment string ;, directive spellings, label rules); the instruction printer formats each instruction using the assembly strings from InstrInfo.td. This is where output has to match the assembler.

—

4.1 Triple arch

Triple identifies the architecture as a string and an ArchType enum entry.

llvm/include/llvm/TargetParser/Triple.h (the enum) and ../Triple.cpp (the name/parse/width functions) must know `sd8516`, or clang rejects the triple outright.

The best way to add it is to mirror an existing (Lanai or MCP430?) small in-tree target across every spot.

4.2 TargetInfo

clang/lib/Basic/Targets/SD8516.h, cpp is a TargetInfo subclass. It declares IntWidth, LongWidth, PointerWidth, and alignments.

SizeType - predefined macros, va_list

That datalayout string must be **byte-identical** to the back end's.

Type Model

int=16 (period-authentic for a 16-bit machine, smallest code, matches the n16 native width, and free given the calling convention already routed it). For the SD8516, just change the IntWidth.

The build/test loop

- `ninja llc` for back-end changes, `ninja clang` for front-end ones.
- `clang -target=sd8516 -S -emit-llvm test.c -o - | llc -mtriple=sd8516 -o -`

Stuff to Remember

This is LLVM from April 2026. Signatures move.

The datalayout exists in two places and they must match: TargetDataLayout.cpp is not in the SD8516 tree.

Use [SR] to mark ops that change status register (i.e. flags)

A >= B == C (6502-style), inverted from x86 habit.

From:

<https://www.appledog.ca/wiki/> - **Appledog**

Permanent link:

https://www.appledog.ca/wiki/doku.php?id=sd:notes_to_self_from_june

Last update: **2026/06/11 02:53**

